Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: ASIC Engineer Design, Location: Bangalore, Karnataka

Page: 8

VLSI Engineer

information, visit us at www.wipro.com. Long Description 1. ASIC RTL Engineer Job Description: RTL, Coding, Design, IP... Design Verification Engineer Job Description: 7+ years of hands-on DV experience in SystemVerilog/UVM. Must be able...

Company: Wipro
Posted Date: 04 Jul 2025

Senior Custom SOC IP Verification Engineer

of what is possible today and define the platform for the future of computing. What you'll be doing: Lead ASIC design verification for various... Engineering or Electrical Engineering, with 7+ years of experience in ASIC, IP, or SoC design verification. Skilled in handling...

Company: Nvidia
Posted Date: 04 Jul 2025

Security IP DV Staff Engineer

, Perl ) Strong understanding of design concepts and ASIC flow. Good problem solving , analytical and debugging skill... General Summary: Verification engineer candidate will be responsible to manage I2C/I3C/SPI/UART/UFS/ /high speed IP...

Company: Qualcomm
Posted Date: 02 Jul 2025

MTS Low power / PTPX Engineer

_ MTS SILICON DESIGN ENGINEER THE ROLE: As a member of the AECG Custom ASIC Group, you will help bring to life cutting... design teams, package, board, and product engineers to achieve first pass silicon success. THE PERSON...

Posted Date: 02 Jul 2025

Senior DFT Engineer

. Make history. We are seeking a seasoned and strategic Sr DFT Engineer to Lead end-to-end Design-for-Test (DFT) planning... leadership in taking chips from design to volume production. As a Senior DFT Engineer, you will be both the technical owner...

Company: Amazon
Posted Date: 29 Jun 2025

Security IP DV Sr Engineer

, Perl ) Strong understanding of design concepts and ASIC flow. Good problem solving , analytical and debugging skill... General Summary: Verification engineer candidate will be responsible to manage I2C/I3C/SPI/UART/UFS/ /high speed IP...

Company: Qualcomm
Posted Date: 28 Jun 2025

Lead Engineer, Senior - Bootloader

for all. As a Qualcomm Software Engineer, you will design, develop, create, modify, and validate embedded and cloud edge software...Position : Lead Engineer, Senior - Bootloader Company: Qualcomm India Private Limited Job Area: Engineering Group...

Company: Qualcomm
Posted Date: 28 Jun 2025

Staff Post Silicon Validation Engineer

Compute market segments. The team focusses on the Custom ASIC business, Cloud AI solutions & Enterprise/Career solutions... Engineer to support validation efforts within the Data Center Custom Compute Group (DCE-CCS BU). In this role...

Company: Marvell
Posted Date: 27 Jun 2025

Senior Software Engineer

Responsibilities: Maxlinear is seeking a Senior Software Engineer to join our team. In this role, you will focus... on the following: Design and implement software for Maxlinear SoCs; this includes developing low level firmware drivers...

Company: MaxLinear
Posted Date: 27 Jun 2025

Senior Software Engineer

Responsibilities: Maxlinear is seeking a Senior Software Engineer to join our team. In this role, you will focus... on the following: Design and implement software for Maxlinear SoCs; this includes developing low level firmware drivers...

Company: MaxLinear
Posted Date: 26 Jun 2025

PMIC System HW-Validation Engineer

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical... Engineering, Engineering, or related field. Additional Job Description PMIC Systems & Validation Engineer Team & Product...

Company: Qualcomm
Posted Date: 26 Jun 2025

PMTS EMIR convergence Engineer

_ PMTS SILICON DESIGN ENGINEER THE ROLE: As a member of the AECG Custom ASIC Group, you will help bring to life cutting... design teams, package, board, and product engineers to achieve first pass silicon success. THE PERSON...

Posted Date: 26 Jun 2025

Software Applications Engineer (+ Layer1 Serdes IEEE knowledge)

(board and ASIC) and write Hardware Design guidelines, Application Notes and publish Technical Bulletins. Interface... customer issues on their HW/platform, customer design enablement, bring-up, and manufacture production. The candidate...

Company: Marvell
Posted Date: 21 Jun 2025

SMTS STA / Synthesis Engineer

_ SMTS SILICON DESIGN ENGINEER(Timing Constraints/STA Signoff Technical Lead) THE ROLE: As a member of the AECG ASIC... Group, you will help bring to life cutting-edge designs. As a member of the Back-end design/integration team, you will work...

Posted Date: 20 Jun 2025

Physical Verification Engineer

_ SILICON DESIGN ENGINEER 2 THE ROLE: As a member of the AECG Custom ASIC Group, you will help bring to life cutting-edge... designs. As a member of the physical integration and verification team , you will work closely with the physical design...

Posted Date: 19 Jun 2025

SMTS full chip physical integration and verification Engineer

_ SMTS SILICON DESIGN ENGINEER THE ROLE: As a member of the AECG Custom ASIC Group, you will help bring to life cutting... design implementation, IP teams and fab contacts to achieve quality tapeout and first pass silicon success. THE PERSON...

Posted Date: 15 Jun 2025

SoC STA/Timing Engineer (Lead/Staff)

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical... noise, Signal Integrity, Layout Parasitic Extraction, feed through handling, Knowledge of ASIC back-end design flows...

Company: Qualcomm
Posted Date: 13 Jun 2025

SoC STA/Timing Engineer - Staff/Senior Staff

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical... Parasitic Extraction, feed through handling, Knowledge of ASIC back-end design flows and methods and tools (ICC2, Innovus...

Company: Qualcomm
Posted Date: 12 Jun 2025

VLSI Tool Development Software Engineer

and ASIC design principles, including knowledge of logic cells. Knowledge of GenAI, LLM, AI Code Generation... area of Design for Test (DFT) and Design for Power (DFP) using C++, Python, and TCL. Below are some of the some of the...

Company: Nvidia
Posted Date: 09 Jun 2025

Verification Engineer, PCIE

NVIDIA is seeking an elite Verification Engineer to verify the design and implementation of the next generation of PCI...: Be responsible for verification of the ASIC design, architecture, golden models and micro-architecture of PCIE controllers at IP/sub...

Company: Nvidia
Posted Date: 08 Jun 2025