_ SMTS SILICON DESIGN ENGINEER(Timing Constraints/STA Signoff Technical Lead) THE ROLE: As a member of the AECG ASIC...) and closure for 2–3 SoC projects from RTL to tape-out. Proficient in analyzing SoC architecture to derive appropriate timing...
methodology Have the opportunity to lead, coach and mentor other members of the team Participate in design and verification... of ASIC design methodologies, flows and tools Be able to plan, estimate and track your own work Experience working...
verification methodologies. Lead, mentor, and support team members in verification activities. Engage in design and verification... flows. Familiarity with ASIC design methodologies, flows, and tools. Proficiency in planning, estimating, and tracking...