Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: Memory Design Engineer, DRAM, Location: Boise, ID

Page: 1

Staff Memory Design Engineer, DRAM

Contribute to the Design and Layout of New Memory Products Implement device specifications and develop circuit... solutions. Design digital and analog circuits using CMOS logic gates and transistors. Design memory core circuits and optimize...

Company: Micron
Location: Boise, ID
Posted Date: 14 Nov 2025

Memory Design Engineer, DRAM

Contribute to the design, layout, and optimization of memory circuits based on product specifications Design schematic... blocks including memory arrays, buffers, control logic, address decode, datapath, and internal test logic Floor-planning...

Company: Micron
Location: Boise, ID
Posted Date: 14 Nov 2025

Design Verification Engineer, DRAM

Contribute to the development of new product opportunities through design, layout, and optimization of Memory/Logic... for all DRAM architectures and features. Provide support to design engineers, debug failures, lead bug tracking, and close coverage...

Company: Micron
Location: Boise, ID
Posted Date: 07 Nov 2025

Staff Design Verification Engineer, DRAM

Contribute to the development of new product opportunities through design, layout, and optimization of Memory/Logic... for all DRAM architectures and features. Provide support to design engineers, debug failures, lead bug tracking, and close coverage...

Company: Micron
Location: Boise, ID
Posted Date: 06 Nov 2025

Senior Circuit Design Engineer, DRAM

advanced DRAM. Have capability to come up design/verification requirements based on reference design and spec. Have capability... to build high level algorithm behavior model for architecture verification. Could use RTL or custom way to design IPs and guide...

Company: Micron
Location: Boise, ID
Posted Date: 29 Aug 2025

Intern - DRAM Design Engineer

Contribute to the design, layout, and optimization of Memory/Logic/Analog circuits. Assist with parasitic modeling..., design validation, reticle experiments, and tape-out revisions. Lead all aspects of layout processes including floor-planning...

Company: Micron
Location: Boise, ID
Posted Date: 29 Aug 2025

Intern - DRAM Applications Engineer 1

, characterization, and qualification. Run stress tests and design experiments to evaluate DRAM behavior. Analyze and interpret data... field. Strong understanding of computer architecture and memory operation. Familiarity with DRAM circuits, layout...

Company: Micron
Location: Boise, ID
Posted Date: 26 Oct 2025

DRAM Architect – Principal Engineer | MTS - TPG

to support the creation of new features and tools. Proven experience in Memory design and product engineering, or Proven...Develop comprehensive solutions and tools to optimize DRAM and DRAM system performance and power efficiency...

Company: Micron
Location: Boise, ID
Posted Date: 26 Sep 2025

Intern - Advanced DRAM Cell/Device Engineer

Develop an understanding of process and device requirements for new memory cell, access device, and selectors and help... (product bias setting, process integration, design waveform, etc). Contribute to the cell material and process flow definition...

Company: Micron
Location: Boise, ID
Posted Date: 29 Aug 2025

Engineer, Product Architecture

architectures incorporating LPDDR and DRAM memory technologies. Explore memory features that enhance DRAM's value proposition... product engineering or system architecture roles. Strong understanding of memory hierarchy, memory controllers, and PHY design...

Company: Micron
Location: Boise, ID
Posted Date: 22 Nov 2025

Principal Layout Engineer, DPG

/Verifications. 2+ years of semiconductor custom/memory/analog layout experience. Solid understanding of CMOS processes, design rules... management. DRAM/LPDDR/HBM memory product layout background; familiarity with tapeout/mask generation flows. Scripting (SKILL...

Company: Micron
Location: Boise, ID
Posted Date: 09 Oct 2025

DMTS Process Integration Engineer , APTD

. Perform Kempner-Tregoe (KT) or KT-like problem-solving & decision-making process Define Implement Design of Experiment (DoE..., Chemistry, Physics, Materials, or a closely related field Deep knowledge of Advanced Package Integration and DRAM, NAND...

Company: Micron
Location: Boise, ID
Posted Date: 27 Sep 2025

System Validation Engineer

methodologies and memory diagnostic tools Design and Implement Automation for System Level testing Perform Computer and System... Characterization and Failure Analysis (FA) Experience/Understanding of hardware: X86, ARM, Computer, System, DRAM, Intel, AMD...

Company: Micron
Location: Boise, ID
Posted Date: 05 Sep 2025