Processor Micro Architect RTL Design Engineer (Multiple Levels)

understanding of the ASIC design flow from RTL to GDS2 and the challenges posed by advanced technologies. The successful candidate... will possess detailed understanding of RTL design, synthesis, static timing analysis, formal verification, PLDRC, clock domain...