Staff Engineer, VLSI Design Engineering (RTL Design, Emulation)

and subsystems using Verilog/SystemVerilog. Collaborate with design teams to ensure RTL is emulation-friendly and meets performance... integration issues. Qualifications Qualifications: 4 to 7 years of experience in RTL design, UVM validation, and emulation...