Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: System Design Engineer, Location: Santa Clara, CA

Page: 7

ASIC Design Engineer - New College Grad 2026

NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and GPU's. This position offers the... future of computing! What you'll be doing: As a key member of the GPU Design team, you will implement, document...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 19 Nov 2025
Salary: $96000 - 161000 per year

Physical Design Methodology Engineer

design PPA (Power, Performance, Area) and ensure a high-quality design environment for an SOC Full chip / sub-system/ Tile... related to Artificial Intelligent/ High Performance Computing SOCs . As a member of the Physical design and SOC teams...

Posted Date: 09 Nov 2025

Senior Staff FPGA/Firmware Design Engineer

. System Verilog a plus and VHDL a plus. Proficiency with FPGA design tools such as Vivado. Experience with Simulation..., above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Design and architecture for Central...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 08 Nov 2025
Salary: $121400 - 181800 per year

Analog-Mixed Signal Design Engineer

/board, and system clocks in image sensor and bridge chip products. Responsibilities : Analog/Mixed-Signal design...Responsible for the design development and characterization of embedded analog circuits, such as high speed I/O, SerDes...

Company: OmniVision
Location: Santa Clara, CA
Posted Date: 05 Nov 2025
Salary: $105000 - 135000 per year

Senior Optical Transceiver Design Engineer

, thermal, and system engineers to co-design solutions that balance performance, power, and cost. Lead technical validation... design and layout review for optical modules. High-speed opto-electrical system design, including DSPs, power rails...

Location: Santa Clara, CA
Posted Date: 01 Nov 2025

Senior Principal Digital IC Design Engineer

, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. Your Team, Your Impact Our design team works on state...-of-the-art datacenter and AI SOCs. As a member of the R&D team, you will design world-class hardware for the industry...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 29 Oct 2025

Senior Hardware Design Engineer, Ethernet Switching

, particularly involving 100G and 200G PAM4 Ethernet switching Embedded x86/ARM system design is highly desirable Experience... for Manufacturability (DFM) FPGA design and system simulation using Verilog Working with Contract Manufacturers Successfully taking...

Company: Arista Networks
Location: Santa Clara, CA
Posted Date: 29 Oct 2025

Analog-Mixed Signal Design Engineer

/board, and system clocks in image sensor and bridge chip products. Responsibilities : Analog/Mixed-Signal design...Responsible for the design development and characterization of embedded analog circuits, such as high speed I/O, SerDes...

Company: OmniVision
Location: Santa Clara, CA
Posted Date: 22 Oct 2025
Salary: $105000 - 135000 per year

Analog IC Design Engineer, Principal Engineer

for circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, CDRs etc. to meet key performance targets and performing design... a team of analog design engineers, interface with layout, verification, and application teams and manage delivery of analog...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 22 Oct 2025
Salary: $165630 - 248100 per year

Senior Mixed Signal Design Engineer

needle! As a member of our Mixed Signal team, you will lead the design of CMOS high-speed interface circuits and mixed-signal.... What you'll be doing: Lead design and implementation of high speed interface circuit Design projects include high speed...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 21 Oct 2025

ASIC Design Engineer - Cache Controller

of the SOC memory hierarchy. Responsibilities Design and develop hardware for cache subsystem in high performance system... trade-offs in system performance, area, and power consumption. Develop and debug register-transfer level (RTL) design...

Company: Apple
Location: Santa Clara, CA
Posted Date: 10 Oct 2025
Salary: $126800 - 190900 per year

ASIC Design Engineer - Cache Controller

of the SOC memory hierarchy. Responsibilities Design and develop hardware for cache subsystem in high performance system... trade-offs in system performance, area, and power consumption. Develop and debug register-transfer level (RTL) design...

Company: Apple
Location: Santa Clara, CA
Posted Date: 10 Oct 2025

ASIC Design Engineer - Cache Controller

of the SOC memory hierarchy. Responsibilities Design and develop hardware for cache subsystem in high performance system... trade-offs in system performance, area, and power consumption. Develop and debug register-transfer level (RTL) design...

Company: Apple
Location: Santa Clara, CA
Posted Date: 10 Oct 2025

AI/ML Design Verification Methodology Lead Engineer

: As a AI/ML Design Verification Methodology Lead, will involve in developing and implementing verification strategies... closely with design, architecture, and software teams. Job Responsibilities This role involve defining and driving AI/ML...

Company: Qualcomm
Location: Santa Clara, CA
Posted Date: 10 Oct 2025

System Integrator

Qualitest is seeking a skilled System Integrator Engineer to join our team. In this role, you will work closely..., or Bash Hands-on soldering experience (through-hole and surface mount) Understanding of performance-critical system design...

Company: Qualitest
Location: Santa Clara, CA
Posted Date: 19 Dec 2025
Salary: $85000 - 90000 per year

Wireless Systems Specialist

Wireless System Design & Deployment Deploy, configure, and support Motorola DMR / LMR systems, including: * Conventional... systems, cellular wireless, Android-based devices, and enterprise Wi-Fi. This role is critical to the design, deployment...

Posted Date: 18 Dec 2025

Senior Director Systems Architect

, or hyperscale accounts. Deep expertise in high-speed board design, signal integrity, system modeling, and debug methodologies... reviews, high-speed PCB design guidance, signal integrity strategies, system-level debugging, and executive technical...

Company: Marvell
Location: Santa Clara, CA
Posted Date: 13 Dec 2025

Global Technical Product Manager - AXELIOS Sequencing System

System. Located in the Bay Area near our Development Team, you will be more than an engineer; you will be a strategic... bridge between R&D Innovation and Global Customer Success. You will influence the design of upcoming features, ensure...

Company: Roche
Location: Santa Clara, CA
Posted Date: 21 Nov 2025

Senior Software and System Architect

Software and System Architect to join our Networking Software Architecture group. Nvidia's Architecture group consists of world...-networking and security solutions Designing state-of-the-art system architecture for DPUs & NICs technologies Building end...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 30 Oct 2025

Principal System Networking Architect

, and networking features in data center, telco and/or edge networks. Highly experienced in system software design and networking... and experienced System Architect specializing in Data-Center, AI Fabric, and Ethernet Networking to join our team of experts and help...

Company: Nvidia
Location: Santa Clara, CA
Posted Date: 29 Oct 2025