Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".
Keywords: System Verilog UVM Design Verification Test Engineer,
Location: Goleta, CA
Page: 1
System Verilog UVM Design Verification Test Engineer
in analog and real number modeling preferred Skills: UVM/SystemVerilogDesignVerification Ethernet, SPI, AXI, JTAG SDF... simulations Experience in ethernet and SPI required UVM/SystemVerilog experience 5+ years High proficiency in python...
