Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: DFT Verification Engineer, Location: Bangalore, Karnataka

Page: 3

ASIC Engineer, Frontend Implementation RDC/CDC

for data center applications. As an ASIC Frontend Implementation Engineer, your primary focus will be on the front-end... implementation process and static verification tools, transforming RTL designs into optimized netlists. You will utilize...

Company: Meta
Posted Date: 29 Jun 2025

High Performance DSP core Implementation Engineer, Sr Lead

Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical... gating. Should be able to work independently with design, DFT and PD team for netlist delivery, timing constraints...

Company: Qualcomm
Posted Date: 29 Jun 2025

ASIC Engineer, Implementation

. They are organized into several key areas, including architecture & algorithms, design & micro-architecture, design verification... to deliver comprehensive solutions for various technical domains. ASIC Engineer, Implementation Responsibilities Run Logic...

Company: Meta
Posted Date: 28 Jun 2025

Senior Staff Engineer ATE Test Engineering

as Senior Staff Engineer iGaN & IC Test Engineering. You will work in an international team being responsible for developing... DfT and optimize test software for the ATE (Automated Test Equipment). Design product specific test hardware for wafer...

Company: Infineon
Posted Date: 25 Jun 2025

Senior Staff Elect Design Engineer

if you have: 8+ years of experience as Verification engineer. Knowledge of System Verilog. Experience with SOC level verification... vectors, verification, an In your new role you will: ASIC flow understanding. The ability to work as an individual...

Company: Infineon
Posted Date: 25 Jun 2025

SMTS STA / Synthesis Engineer

_ SMTS SILICON DESIGN ENGINEER(Timing Constraints/STA Signoff Technical Lead) THE ROLE: As a member of the AECG ASIC... timing. Coordinated cross-functional efforts across design, synthesis, P&R, and verification teams to ensure timing signoff...

Posted Date: 21 Jun 2025

Senior STA Engineer

verification engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD..._ SENIOR SILICON DESIGN ENGINEER (STA engineer) THE ROLE: We are looking for an adaptive, self-motivative design...

Posted Date: 20 Jun 2025

Staff Digital Design Engineer

level of scalability and efficiency in product engagements Support simulation, DFT and silicon verification and validation..., ADI ensures today's innovators stay Ahead of What's Possible™. Learn more at and on and . Position: Staff Engineer...

Posted Date: 13 Jun 2025

Senior SOC Design Engineer

Verification, Synthesis, Physical design and DFT is a bonus. Experience in RTL Build flows and Makefiles is a plus. NVIDIA... and see how you can make a lasting impact on the world! NVIDIA System-On-Chip (SOC) group is hiring for a Senior SOC Design Engineer...

Company: Nvidia
Posted Date: 12 Jun 2025

VLSI Tool Development Software Engineer

area of Design for Test (DFT) and Design for Power (DFP) using C++, Python, and TCL. Below are some of the some of the.... If this is you, come join us today. What you’ll be doing: Develop CAD software for high performance chip design and verification. Develop design and verification...

Company: Nvidia
Posted Date: 09 Jun 2025

ASIC RTL Engineer

subsystems Able to support physical design, verification, DFT and SW teams on design queries and reviews...., Perl ,shell, python - Any One ASIC RTL Engineer Expertise in SoC subsystem/IP design Expertise in IP design, Subsystem...

Company: Talent Worx
Posted Date: 30 May 2025

Job Profile Senior Engineer, Digital Design Engineering

, ADI ensures today's innovators stay Ahead of What's Possible™. Learn more at and on and . Sr Engineer, Digital Design... DFT understanding. Experience of AFE based projects is an add on. Package Digital IP for seamless integration...

Posted Date: 24 May 2025

Principal Engineer, Digital Design

to be part of a high performing chip design team that has entire end-to-end - analog/digital design, design verification, front..., logic equivalence checking, static timing analysis, participating in chip and block level verification planning, documenting...

Posted Date: 15 May 2025

Senior Engineer, Digital Design Engineering

, ADI ensures today's innovators stay Ahead of What's Possible™. Learn more at and on and . Sr Engineer, Physical Design... flow at different stages – RTL/ constraints/ CDC waivers, timing wavers, DFT DRCs and waivers, software programming...

Posted Date: 09 May 2025

Staff Digital Design Engineer

by micro-architecture optimization Block level Designer verification Work closely with DV team to develop test-plans Front... end implementation – Lint/CDC , synthesis, Timing constraint development Work closely with DFT and PD teams for signoff...

Posted Date: 06 Aug 2025

Principal Engineer - SOC Clocking

with RTL, physical design, verification, and DFT teams to deliver end-to-end SoC clocking and custom IP. Own the technical...

Company: Intel
Posted Date: 03 Aug 2025

VLSI Engineer - L3

for a client ͏ Do 1. Conduct verification of the module/ IP functionality and provide customer support a. Understand the... architecture of the module or the IP and create verification environment and the development plan as per Universal Verification...

Company: Wipro
Posted Date: 02 Aug 2025

VLSI Engineer - L3

for a client ͏ Do 1. Conduct verification of the module/ IP functionality and provide customer support a. Understand the... architecture of the module or the IP and create verification environment and the development plan as per Universal Verification...

Company: Wipro
Posted Date: 02 Aug 2025

VLSI Engineer - L2

for a client ͏ Do 1. Conduct verification of the module/ IP functionality and provide customer support a. Understand the... architecture of the module or the IP and create verification environment and the development plan as per Universal Verification...

Company: Wipro
Posted Date: 02 Aug 2025

VLSI Engineer - L3

for a client ͏ Do 1. Conduct verification of the module/ IP functionality and provide customer support a. Understand the... architecture of the module or the IP and create verification environment and the development plan as per Universal Verification...

Company: Wipro
Posted Date: 02 Aug 2025