Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: SMTS full chip physical integration and verification Engineer, Location: Bangalore, Karnataka

Page: 1

SMTS full chip physical integration and verification Engineer

: A successful candidate will work on full chip SoC physical integration, verification and tapeout with physical design engineers. The...: Drive Full chip physical integration and verification (DRC/LVS, ERC, DFM checks) Work with fab and fab contacts for all the...

Posted Date: 15 Jun 2025

SMTS Silicon Design Engineer

, Extraction, Timing Closure (Tile level, Full chip), Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR Handling..._ SMTS SILICON DESIGN ENGINEER THE ROLE: The position will involve working with a very experienced physical design team...

Posted Date: 12 Jun 2025

SMTS Silicon Design Engineer

, Synthesis, Placement, CTS, , Routing, Extraction, Timing Closure (Tile level, Full chip), Physical Verification (DRC & LVS..._ SMTS SILICON DESIGN ENGINEER THE ROLE: The position will involve working with a very experienced physical design team...

Posted Date: 09 May 2025

SMTS Silicon Design Engineer

, Synthesis, Placement, CTS, , Routing, Extraction, Timing Closure (Tile level, Full chip), Physical Verification (DRC & LVS..._ SMTS SILICON DESIGN ENGINEER THE ROLE: The position will involve working with a very experienced physical design team...

Posted Date: 07 May 2025

ASIC Physical Design Lead

_ SMTS SILICON DESIGN ENGINEER (AECG ASIC Physical Design & Implementation) THE ROLE: The focus of this role in the AECG..., Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR, Formal Equivalence Deft at Handling different PNR...

Posted Date: 01 Jun 2025

ASIC Physical Design & Implementation Lead

_ SMTS SILICON DESIGN ENGINEER (AECG ASIC Physical Design & Implementation) THE ROLE: The focus of this role in the AECG..., Extraction, Physical Verification (DRC & LVS), Crosstalk Analysis, EM/IR, Formal Equivalence Deft at Handling different PNR...

Posted Date: 10 Apr 2025