Find your dream job now!

Click on Location links to filter by Job Title & Location.
Click on Company links to filter by Company & Location.
For exact match, enclose search terms in "double quotes".

Keywords: STA Design Engineer (Static Timing Analysis), Location: San Jose, CA

Page: 1

STA Design Engineer (Static Timing Analysis)

_ THE ROLE: AMD is looking for an ASIC Design STA engineer to contribute to the development of large SoCs, featuring... handoff for STA checks. collaborate with CAD on the development of pre-production synthesis (Design Compiler) and STA...

Posted Date: 20 Apr 2025

ASIC Design Engineer - Design & Timing Constraints

experience Experience with block/full chip SDC development in functional and test modes. Experience in Static Timing Analysis.../SDC Engineer with strong analytical skills and a deep understanding of timing constraints, including clock groups...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 24 Apr 2025

ASIC Design Technical Leader - Design & Timing Constraints Focus

in Static Timing Analysis and prior working experience with STA tools like PrimeTime/Tempus Understanding of related digital... You are a diligent Design/SDC Engineer with strong analytical skills and a deep understanding of timing constraints, including clock...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 01 Apr 2025

STA Engineer

. Perform static timing analysis (STA) using industry-standard tools (e.g., PrimeTime, Tempus). Define and implement timing...Broadcom is looking for a senior level STA engineer. In this highly visible role you will be working on various ASIC...

Company: Broadcom
Location: San Jose, CA
Posted Date: 09 May 2025
Salary: $119000 - 190000 per year

Physical Design Engineer (SoC)

of Implementation flow · Understanding of timing constraints and static timing analysis (STA). • Experience with Calibre for DRC/LVS...Job Title: Physical Design Engineer (SoC) Position Description: Protingent Staffing has an exciting contract...

Company: Protingent
Location: San Jose, CA
Posted Date: 03 May 2025

Physical Design Engineer

of digital implementation flow, timing constraints, and STA (Static Timing Analysis). Familiarity with physical verification...We strive to be Your Future, Your Solution to accelerate your career! Physical Design Engineer Our client...

Company: Saige Partners
Location: San Jose, CA
Posted Date: 03 May 2025

ASIC Engineering Technical Leader - SDC

Timing Analysis and prior working experience with STA tools like PrimeTime/Tempus. Experience with related digital design... You are a diligent Design/SDC Engineer with strong analytical skills and a deep understanding of timing constraints, including clock...

Company: Cisco Systems
Location: San Jose, CA
Posted Date: 02 Apr 2025